

FIG. 1A




FIG. 1B







FIG. 4A





FIG. 4B






FIG. 5A




FIG. 5B

FIG. 6A





FIG. 6B




FIG. 7A




FIG. 7B




FIG. 8A




FIG. 8B





FIG. 10






FIG. 11




FIG. 12




FIG. 13




FIG. 14

FIG. 16




FIG. 17




FIG. 18




FIG. 19




FIG. 20




FIG. 21






FIG. 22

Fuse				Protect ability		Drive ability	
F4	F3	F2	F1	PFET	NFET	P1	N1
0	0	0	0	2WG	2WG	2WG	2WG
0	0	0	1	2WG	2WG	2WG	WG
0	0	1	0	2WG	2WG	WG	2WG
0	0	1	1	2WG	2WG	WG	WG
0	1	0	0	2WG	WG	2WG	2WG
0	1	0	1	2WG	WG	2WG	WG
0	1	1	0	2WG	WG	WG	2WG
0	1	1	1	2WG	WG	WG	WG
1	0	0	0	WG	2WG	2WG	2WG
1	0	0	1	WG	2WG	2WG	WG
1	0	1	0	WG	2WG	WG	2WG
1	0	1	1	WG	2WG	WG	WG
1	1	0	0	WG	WG	2WG	2WG
1	1	0	1	WG	WG	2WG	WG
1	1	1	0	WG	WG	WG	2WG
1	1	1	1	WG	WG	WG	WG

0: Connect
1: Disconnect

FIG. 23






FIG. 26





FIG. 27






FIG. 30




FIG. 31




FIG. 32




FIG. 33




FIG. 34

Fuse								Protect ability		Drive ability	
F42	F41	F32	F31	F22	F21	F12	F11	PFET	NFET	P1	N1
0	0	0	0	0	0	0	0	2WG	2WG	2WG	2WG
0	0	0	0	0	0	0	1	2WG	2WG	2WG	1. 5WG
0	0	0	0	0	0	1	0	2WG	2WG	2WG	WG
0	0	0	0	0	0	1	1	2WG	2WG	2WG	0. 5WG
⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮
0	0	0	0	0	0	0	0	2WG	2WG	2WG	2WG
0	0	0	0	0	1	0	0	2WG	2WG	1. 5WG	2WG
0	0	0	0	1	0	0	0	2WG	2WG	WG	2WG
0	0	0	0	1	1	0	0	2WG	2WG	0. 5WG	2WG
⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮
0	0	0	0	0	0	0	0	2WG	2WG	2WG	2WG
0	0	0	1	0	0	0	0	2WG	1. 5WG	2WG	2WG
0	0	1	0	0	0	0	0	2WG	WG	2WG	2WG
0	0	1	1	0	0	0	0	2WG	0. 5WG	2WG	2WG
⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮
0	0	0	0	0	0	0	0	2WG	2WG	2WG	2WG
0	1	0	0	0	0	0	0	1. 5WG	2WG	2WG	2WG
1	0	0	0	0	0	0	0	WG	2WG	2WG	2WG
1	1	0	0	0	0	0	0	0. 5WG	2WG	2WG	2WG

0: Connect
1: Disconnect

FIG. 35




FIG. 36




FIG. 37




FIG. 38




FIG. 39




FIG. 40






FIG. 41






FIG. 43A




FIG. 43B




FIG. 44




FIG. 45




FIG. 46




FIG. 47




FIG. 48




FIG. 49




FIG. 50



FIG. 51




FIG. 52A




FIG. 52B




FIG. 52C




FIG. 52D




FIG. 52E




FIG. 52F




FIG. 53A




FIG. 53B




FIG. 53C




FIG. 53D




FIG. 53E




FIG. 53F